Bahria University,

Karachi Campus

A picture containing text, room

Description automatically generated

LAB EXPERIMENT NO:

\_\_\_\_\_

11

LIST OF TASKS

|  |  |
| --- | --- |
| TASK NO | OBJECTIVE |
|  |  |
| 01 | Implement half adder and full adder circuit using XOR and AND gates on Multisim. |
| 02 | Implement half subtractor and full subtractor circuit using XOR gate on Multisim. |
| 03 | Implement half adder and full adder circuit using NAND gate on Multisim. |
| 04 | Implement 4-bit adder circuit on Multisim. |
| 05 | Implement 4-bit subtractor circuit on Multisim. |
|  |  |

Submitted On:

\_\_\_\_\_\_\_\_\_\_\_

/01/24

(Date: DD/MM/YY)